HP 13255

ROM (EA) MODULE

Manual Part No. 13255-91111

PRINTED

AUG-01-76

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The ROM (EA) Module contains space for up to 12K of ROM for storing the operating system firmware.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the ROM (EA) Module is contained in tables 1.0 through 5.0.

Table 1.0 Physical Parameters

:				=========
	Part		Size (L x W x D)	Weight
	Number	Nomenclature	+/-0.100 Inches	
	=======================================		==========	=======
	1		1	1
			i I	1
			1	1
i	02640-60150	ROM (EA) PCA	1 12.5 x 4.0 x 0.5	0.44
			l l	I
į			l	ı
1		ļ	l i	ı
		!	ļ l	1
			l l	ļ.
			!	1
	_	l t	I .	!
	====================================			.=======!
i		Number of Back-lane Clabe De-		•
		Number of Backplane Slots Red	quirea: 1	ţ.
•				

HP 13255

ROM (EA) MODULE

Manual Part No. 13255-91111

PRINTED

AUG-01-76

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The ROM (EA) Module contains space for up to 12K of ROM for storing the operating system firmware.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the ROM (EA) Module is contained in tables 1.0 through 5.0.

Table 1.0 Physical Parameters

l Part		Size (L x W x D)	Weight			
Number	Nomenclature	+/-0.100 Inches				
======================================		=====================================	=======			
1			1			
		l .	1			
			! !			
1 02640-60150	ROM (EA) PCA	12.5 x 4.0 x 0.5	0.44			
		!	!!			
1		1	!!!			
1		¥ 4	!!!			
1		1 1	1 i 1 i			
•		* 1				
i		i	i i			
======================================	:====================================	22234822222222222222222	=======			
1			ĺ			
1	Number of Backplane Slots Re	quired: 1	1			
1	•		j.			

Table 2.0 Reliability and Environmental Information

= + + + + +	t Environmental:	(X) HP	Class B	() Oth	::::::::::::::::::::::::::::::::::::::	
1 1 1 1 1	Restrictions: Type	e tested a	at product	t level		l
1:	 ===================================	======= re Rate:	1.169	(percent per	1000 hours)	 22222222222

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

82232332222222222				
+5 Volt Supply	+12 Volt Supply	-12 Volt Supply	-42 Volt Supply	
e 200 mA (with 6 ROMs	e mA		e mA	
loaded)	NOT APPLICABLE	loaded)	NOT APPLICABLE	
=====================================			.=========================	
115 vo	lts ac	220 volts ac		
9 A		(9	A	
NOT APP	LICABLE	NOT APE	LICABLE	
1	Clock Frequency:	4.915 MHz +/-0.19	; 	
22222222222222222	.======================================			

Table 4.0 Jumper Definitions

DCA	Fun	Function		
PCA Designation	In	! Out		
	İ	!		
	If all START ADDRESS Jumpers are IN, then START ADDR=0	7] 		
	!	!		
START 16K ADDR 32K	I Add 0 to START ADDR I Add 0 to START ADDR	Add 16K to START ADDR Add 32K to START ADDR		
1	1 1 1	 		
	† † 4	∮ ↑ 3		
i 0- 2	0- 2K ROM Enabled	0- 2K ROM Disabled		
1 2- 4	2-4K ROM Enabled	2- 4K ROM Disabled		
ROM 4-6 Enable 6-8	4- 6K ROM Enabled 6- 8K ROM Enabled	4- 6K ROM Disabled 6- 8K ROM Disabled		
ROM 8-10	8-10K ROM Enabled	8-10K ROM Disabled		
1 10-12	1 10-12K ROM Enabled	1 10-12K ROM Disabled		
1	l	1		
	1	1		
	1	!		

5.0 Connector Information

5.0 Connector Intolmation				
Connector	Connector Signal Signal			
and Pin No.	-	Description		
	=========	· · · · · · · · · · · · · · · · · · ·		
1 P1, Pin 1	+5V	+5 Volt Power Supply		
-2	GND	Ground Common Return (Power and Signal)		
-3	SYS CLK	4.915 MHz System Clock		
-4	- 12V	-12 Volt Power Supply		
-5	ADDRO	Negative True, Address Bit 0		
-6	ADDR1	Negative True, Address Bit 1		
-7	ADDR2	Negative True, Address Bit 2		
-8	ADDR3	Negative True, Address Bit 3		
-9	ADDR4	Negative True, Address Bit 4		
-10	ADDR5	Negative True, Address Bit 5		
-11	ADDR6	Negative True, Address Bit 6		
-12	ADDR7	Negative True, Address Bit 7		
-13	ADDR8	Negative True, Address Bit 8		
-14	ADDR9	Negative True, Address Bit 9		
-15	ADDR10	Negative True, Address Bit 10		
-16		Negative True, Address Bit 11		
-17	ADDR12	Negative True, Address Bit 12		
-18	ADDR13	Negative True, Address Bit 13		
-19	ADDR14	Negative True, Address Bit 14		
-20	ADDR15	Negative True, Address Bit 15		
-21	1/0	Negative True, Input Output/Memory		
-22	GND	Ground Common Return (Power and Signal)		

Table 5.0 Connector Information (Cont'd.)

Idpie 2.0 Counector Information (out d.)				
Connector	Signal	Signal		
and Pin No.	=	Description		
lessessesses		· · · · · · · · · · · · · · · · · · ·		
P1, Pin A	GND	Ground Common Return (Power and Signal)		
-B		}		
-C		} Not used		
- D				
-E	BUS0	Negative True, Data Bus Bit 0		
-F	BUS1	Negative True, Data Bus Bit 1		
-н	BUS2	Negative True, Data Bus Bit 2		
- J	BUS3	Negative True, Data Bus Bit 3		
-к	BUS4	Negative True, Data Bus Bit 4		
-L	BUS5	Negative True, Data Bus Bit 5		
-м	BUS6	Negative True, Data Bus Bit 6		
-N	BUS7	Negative True, Data Bus Bit 7		
-P	WRITE	Negative True, Write/Read Type Cycle		
-R		Not used		
-s	WAIT	Negative True, Wait Control Line		
-т	PRIOR IN	Bus Controller Priority In		
i - U	PRIOR OUT	Bus Controller Priority Out		
-v		i) } }		
-W		Not used		
-x		j 		
-Y	REQ	Negative True, Request (Bus Data Currently Valid)		
1 - Z 1	 			

FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), timing diagram (figure 3), component location diagram (figure 4), and parts list (02640-60111) located in the appendix.

The ROM (EA) Module has the capacity of storing from 0 to 12K bytes of firmware. As shown on the block diagram, the ROM (EA) Module consists of a ROM block, start decoder, ROM selector and jumpers, timing logic, and an output buffer.

- 3.1 ROM. The ROM block can contain up to six chips (EA 4900 or equivalent) with each chip containing 2K bytes. Any combination of chips can be inserted.
- 3.2 START DECODER. The start decoder applies a SELECT ENABLE (U410, Pin 3) to the ROM Selector and Enable Jumpers. This signal is determined by the configuration of the START ADDR Jumpers and address bits ADDR14 and ADDR15.
- ROM SELECTOR AND ENABLE JUMPERS. The ROM selector decodes ADDR11,

 ADDR12, and ADDR13 into six select signals if the SELECT ENABLE, I/O,

 and WRITE signals are high. In order to propagate the select signals to the ROM chips, the proper ROM ENABLE Jumper must be plugged in.
- TIMING LOGIC. If any 2K of ROM is selected and the proper ROM ENABLE Jumper is inserted, then the CLOCK ENABLE (U58, Pin 8) signal is generated and the timing logic is enabled. This results in WAIT and READ ADDR signals being generated and a byte from ROM is read. The

signals REQ, I/O, WRITE and ADDR11 through ADDR15 generate the CLOCK ENABLE signal that enables the 93L1059 counter (U48). The counter advances to the states labeled in the timing diagram in figure 3 on the clock edges indicated by arrows. When REQ is asserted, READ ADDR and WAIT go low. State 2 of the counter and the positive half of SYS CLK terminate the READ ADDR signal. On the sixth clock, the counter is preset to state 8 and WAIT is terminated. By that time ROM data byte (BUSO through BUS7) is valid. When REQ is dropped, CLOCK ENABLE is terminated and the output buffer is disabled.


- 3.5 OUTPUT BUFFER. The ouput buffer enables a ROM byte on the bus when the CLOCK ENABLE signal is generated.
- 4.0 ROM ORDERING INFORMATION.
- 4.1 VENDOR. The ROM used is Electronic Arrays' EA4900. It is a 16,384 bit static read-only-memory chip organized as 2,048 words, 8 bits per word.
- 4.2 SPECIFICATION. Refer to Electronic Arrays' EA 4900 specification sheet.
- 4.3 DATA CARD FORMATTING. Electronic Arrays' requires that the ROM data be supplied on a deck of standard 80-column computer cards. Each card is to be punched as follows: Note that for the EA4900, a 3-digit octal number is used for representing the 8 ROM outputs for each byte.

Card Column No.	Card Contents	
EA 4900		
1-4	Punch a 4-digit octal number representing the input address for the first of the 16 output words appearing on this card. (This is the initial address.)	
5-7	Punch a 3-digit octal number representing the outputs for the initial input address.	
8-10	Punch a 3-digit octal number representing the outputs for the initial input address +1.	
11-13	Punch a 3-digit octal number representing the outputs for the initial input address +2.	
-	-	
-	- -	
50-52	Punch a 3-digit octal number representing the outputs for the initial input address +15.	
69-80	The unique number assigned to this ROM pattern by EA must be punched in this field enclosed by blank spaces. This number can be obtained by contacting your local EA salesman, representative, or the marketing department at the factory directly.	

Each card, therefore carries (in octal) the initial input address for the 16 output words contained on that card, the 16 output words themselves (in octal) and the unique ROM number. The cards must be provided for all possible sequential address locations (in blocks of 16). A 2048 word ROM, therefore, requires 128 cards, with all 16 output words defined on each card.

4.4 ROM PULL-UPS. The ROM has programmable input resistors. To provide minimum high level input voltage (3.5V) at least one ROM chip must be programmed with internal pull-ups.

With regard to the sinking capability of the address driver (74LSO4) only four ROM chips can have the internal input resistors.








Figure 2
ROM (EA) PCA Schematic Diagram
AUG-01-76
13255-91111





Replaceable Parts

Reference	Reference HP Part On Bossistion Mfr Mr. Bost Novel				
Designation	Number	Qty	Description	Code	Mfr Part Number
	02640-60111	1	G.P. CONTROL STORE ASSEMBLY DATE CODE: A-1547-22 REVISION DATE: 08-13-76.	28480	02640-60111
C1 C2 C3 C4 C5	01 60-0393 01 60-1746 01 50-0121 01 50-0121 01 50-0121	1 1 12	CAPACITOR-FXD 39UF+10% 10VDC TA CAPACITOR-FXD 15UF+10% 20VDC TA CAPACITOR-FXD 11UF +80-20% 50WVDC CER CAPACITOR-FXD 11UF +80-20% 50WVDC CER CAPACITOR-FXD 11UF +80-20% 50WVDC CER	56289 56289 28480 28480 28480	1500396 X901082 1500156 X902082 0150-0121 0150-0121
Co C7 C8 C11 C12	0150-0121 0150-0121 0150-0121 0150-0121 0150-0121		CAPACITOR-FXD .1UF +80-20% 50MVDC CER	28480 28480 28480 28480 28480	0150-0121 0150-0121 0150-0121 0150-0121 0150-0121
C13 C14 C15 C16 C19	0150-0121 0150-0121 0150-0121 0150-0121 0160-2055	5	CAPACITOR-FXD .1UF +80-20% 50MVDC CER CAPACITOR-FXD .01UF +80-20% 100MVDC CER	28480 28480 28480 28480 28480	0150-0121 0150-0121 0150-0121 0150-0121 0160-2055
C20 C21 C22 C23 E1	0160-2055 0160-2055 0160-2055 0160-2055 0360-0124	1	CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR-FXD .01UF +80-20% 100WVDC CER CAPACITOR -FXD .01UF +80-20% 100WVDC CER TERMINAL-STUD SGL-PIN PRESS-MTG	28480 28480 28480 28480 28480	0160-2055 0160-2055 0160-2055 0160-2055 0360-0124
R1 R2 R3	1810-0055 1810-0125 1810-0125	1 2	METWORK-RES 9-PIN-SIP .15-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG	28480 11236 11236	1810-0055 750 750
U29 U39 U42 U43 U44	1820-1216 1820-1199 1820-1209 1820-1209 1820-1199	1 3 2	IC-DIGITAL SM74LS138N TTL LS 3 IC-DIGITAL SN74LS04N TTL LS HEX 1 IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS38N TTL LS QUAD 2 NAND IC-DIGITAL SN74LS04N TTL LS HEX 1	01295 01295 01295 01295 01295	SN74L S1 38N SN74L S04N SN74L S38N SN74L S38N SN74L S04N
U45 U47 U48 U49 U58	1820-1199 1820-1197 1820-0669 1820-1197 1820-0681	3 1 1	IC-DIGITAL SN74LS04N TTL LS HEX 1 IC-DIGITAL SN74LS00N TTL LS QUAD 2 NAND IC-DIGITAL 93L10DC TTL L BCD SYNCHRO IC-DIGITAL SN74LS00N TTL LS QUAD 2 NAND IC-DIGITAL SN74S00N TTL S QUAD 2 NAND	01295 01295 07263 01295 01295	SN74LS04N SN74LS00N 93L10DC SN74LS00N SN74S00N
U59 U310 U410	1820-1197 1820-1207 1820-1215	1	IC-DIGITAL SN74LSOON TTL LS QUAD 2 NAND IC-DIGITAL SN74LS3ON TTL LS 8 NAND IC-DIGITAL SN74LS136N TTL LS QUAD 2	01295 01295 01295	SN74LSOON SN74LS3ON SN74LS136N
#1 #2	8159-0005 1258-0124 8159-0005	2 6	WIRE 22AWG W PVC 1X22 80C PIN-PROGRAMMING JUMPER; 30 CONTACT MIRE 22AWG W PVC 1X22 80C	28480 91506 28480	8159-0005 8136-47961 8159-0005
XU21 XU22 XU23 XU24 XU25	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541	6	SOCKET-IC 24-CONT DIP DIP-SLOR	28480 28480 28480 28480 28480	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541
XU26 W3	1200-0541	1	SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR	28480 91506	1200-0541 516-AG11D